Summary of Integre Technologies Announces PCIExpress Verification Services
Integre Technologies launched a PCI Express verification service to help organizations develop products with PCIe interfaces. Leveraging deep architectural knowledge, the team optimizes verification flows to save time and budget while maintaining quality. Services include assembling test suites, splitting directed versus randomized tests, and developing efficient verification tests for robust I/O interconnects supporting high-bandwidth applications like SATA and Ethernet.
Parts used in the PCIExpress Verification Service:
- PCI Express interface
- Directed tests
- Randomized tests
- Comprehensive test suites
- Efficient verification tests
- Proven techniques
- Reliable models
Pittsford, NY (PRWEB) September 29, 2005
Integre Technologies a leading provider of ASIC design and verification services today announced their PCIExpress verification service. This service is targeted to organizations developing products with the PCIExpress interface.
Our project experience allows us to avoid the pitfalls and risks of various tools and environments states Mark Blejwas Integre Managing Partner. Whether we are engaged at the outset of the project or brought into an existing effort, our understanding of the intricacies of the PCIe architecture and the verification flow can save months of effort for a customer translating into a significant savings in budget without sacrificing quality.
PCI Express is a robust, scalable, flexible, cost-effective I/O interconnect that provides a significant increase in available bandwidth (500 MBps per lane — dual-simplex) without requiring the system integrator to use more expensive PCB materials or to add layers to accommodate wider parallel buses. Each PCI Express lane supports 2.5 Gbps in each direction and can scale to support as many as 32 lanes in a single link. Low-cost platforms can now provide enough bandwidth in the I/O backbone to support applications like SATA, Gigabit/10-Gbit Ethernet and 1394b.
The Integre team is experienced with assembling and executing a PCIExpress verification environment utilizing the latest proven techniques and most reliable models. Key verification tasks include; Recommending the proper split of directed versus randomized tests, assembling a comprehensive yet efficient test suites and developing efficient verification test.
About Integre
Integre Technologies is a design services company providing full turn-key and project augmentation support in the ASIC and electronic system design disciplines. Integres capabilities include: FPGA and ASIC design and verification including multi-million gate SOC’s, Analog/RF ASIC Design, Mixed Signal ASIC Design and Circuit Board Design. Integre is headquartered in Rochester, New York. For more information on Integre please visit our web site at http://www.integretek.com.
PCI Express and PCIe are trademarks of PCI-SIG.
###
Find More Electronic Circuit Press Releases
- What is the primary purpose of Integre Technologies new service?
To assist organizations developing products with the PCI Express interface. - How can Integre Technologies help customers with their projects?
Their understanding of PCIe architecture and verification flow can save months of effort and significant budget without sacrificing quality. - What bandwidth does each PCI Express lane support?
Each lane supports 2.5 Gbps in each direction. - Can PCI Express scale to support multiple lanes?
Yes, it can scale to support as many as 32 lanes in a single link. - Which applications can low-cost platforms support using PCI Express?
Applications like SATA, Gigabit/10-Gbit Ethernet, and 1394b. - What key verification tasks does the Integre team perform?
They recommend proper splits between directed and randomized tests, assemble test suites, and develop efficient verification tests. - Does Integre engage only at the start of a project?
No, they can be engaged at the outset or brought into an existing effort. - What is the data rate per lane for PCI Express?
The data rate is 2.5 Gbps per lane in dual-simplex mode.
