Intel Deploys New Scaling Convention at 65nm

Ottawa (PRWEB) January 30, 2006

Semiconductor Insights (SI), the leader in technical and patent analyses of integrated circuits and electronic systems, is pleased to announce today the preliminary results of its analyses of Intels 65nm logic process. Traditional transistor scaling technology follows the convention of smaller is better. However, our TEM and SEM analysis of Intels 65nm Pentium D 920 dual-core processor has revealed an innovative and radical shift in Intels approach that shifts the focus from scaling physical dimensions towards increasing channel strain and enhancing carrier mobilities, stated Dr. Don Scansen, Process Technology Manager for SI. This innovation avoids the leakage and reliability challenges involved with scaling down the gate oxide thickness or with introducing a new class of materials into the dielectric. This is the promise of strain engineering, and it is clear that strain technology is delivering on its promise at Intel.

SI is conducting detailed structural analyses and core transistor characterization of the Pentium D processor family, with preliminary deliverables available to ship to clients today. In addition to Intels revised scaling approach, SIs analyses has confirmed a new SRAM layout optimized for density with dimensions slightly relaxed from Intels published data on their SRAM test chip.

Understandably, vendors frequently do not disclose all of their innovations, choosing to protect any proprietary advantage as long as possible. The ability to discern technical facts from vendor positioning is the value clients derive from our technical analyses, stated Dr. Scansen. Understanding Intels 65nm logic process will be key to vendors seeking to realize their own 65nm commercial production. In addition to microstructural analyses of the features outlined above, SI is conducting extensive analysis of the SiGe source / drain for PFET including Ge concentration gradient; an analysis of new silicide processing to enable ultrashallow junctions; and scanning capacitance analysis of ultrashallow junctions.

# # #

Find More Electronic Circuit Press Releases

About The Author

Ibrar Ayyub

I am an experienced technical writer with a Master's degree in computer science from BZU Multan University. I have written for various industries, mainly home automation and engineering. My writing style is clear and simple, and I am skilled in using infographics and diagrams. I am a great researcher and am able to present information in a well-organized and logical manner.

Follow Us:
Scroll to Top